

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 08/23/2006

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/711,535	09/24/2004	Ko-Hsing Chang	11041-US-PA-1	5534	
31561	7590 08/23/2006		EXAM	EXAMINER	
_	YUN INTELLECTUAL I	SCHILLINGER, LAURA M			
7 FLOOR-1,	NO. 100		ART UNIT	<del></del>	
ROOSEVEL'	ROOSEVELT ROAD, SECTION 2			PAPER NUMBER	
TAIPEI, 10	00		2813		
TAIWAN	-		2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

				$\mathcal{N}$		
		Application No.	Applicant(s)			
•		10/711,535	CHANG ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Laura M. Schillinger	2813			
Period f	The MAILING DATE of this communication or Reply	n appears on the cover sheet wit	h the correspondence addre	ess		
WHI - Exte afte - If N - Fail Any	HORTENED STATUTORY PERIOD FOR R CHEVER IS LONGER, FROM THE MAILIN ensions of time may be available under the provisions of 37 C or SIX (6) MONTHS from the mailing date of this communication to period for reply is specified above, the maximum statutory pure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ned patent term adjustment. See 37 CFR 1.704(b).	IG DATE OF THIS COMMUNIC FR 1.136(a). In no event, however, may a recon. Deriod will apply and will expire SIX (6) MONT statute, cause the application to become ABA	ATION.  ply be timely filed  THS from the mailing date of this command the com			
Status						
1)	Responsive to communication(s) filed on	24 September 2004				
'=		This action is non-final.				
·	Since this application is in condition for all		ers, prosecution as to the m	nerits is		
	closed in accordance with the practice un		•			
Disposit	tion of Claims					
4) 🖂	Claim(s) 1-11 is/are pending in the applica	ation.				
, _	4a) Of the above claim(s) is/are with					
5)[	Claim(s) is/are allowed.					
_	Claim(s) 1-11 is/are rejected.					
7)	Claim(s) is/are objected to.					
8)	Claim(s) are subject to restriction a	and/or election requirement.				
Applicat	tion Papers					
9)	The specification is objected to by the Exa	miner.				
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
	Replacement drawing sheet(s) including the co	•	·	1.121(d).		
11)	The oath or declaration is objected to by the	<del>-</del>	_			
Priority	under 35 U.S.C. § 119					
12)	Acknowledgment is made of a claim for for	reian priority under 35 U.S.C. §	119(a)-(d) or (f).			
	☐ All b)☐ Some * c)☐ None of:					
ĺ	1. Certified copies of the priority docur	ments have been received.				
	2. Certified copies of the priority docur		plication No.			
	3. Copies of the certified copies of the	·	·	age		
	application from the International Bu					
* (	See the attached detailed Office action for a		eceived.			
Attachmer	nt(s)					
	ce of References Cited (PTO-892)	4) T Interview Si	ımmary (PTO-413)			
2) Noti	ce of Draftsperson's Patent Drawing Review (PTO-94	8) Paper No(s)	/Mail Date	-0\		
	mation Disclosure Statement(s) (PTO-1449 or PTO/Ser No(s)/Mail Date	5)  Notice of Inf 6)  Other:	formal Patent Application (PTO-15 	o2)		

Application/Control Number: 10/711,535

Art Unit: 2813

#### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-6 and 8-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee ('525).

Lee teaches the following claimed limitations as cited below:

1. A method of fabricating a flash memory cell, comprising the following steps:

providing a substrate (Fig.2A(1));

forming a first opening (3) and a second opening (5) in the substrate, wherein the second opening

- (5) is formed on the bottom of the first opening (3), the second opening is narrower but is deeper
- (5), as measured from the surface of the substrate, than the first opening (3) (Fig.2A and 2B);

forming a high-voltage doped region under the bottom of the second opening in the substrate

(Fig.2C and Fig.2F);

forming a gate dielectric layer on the substrate in the first opening and the second opening (Fig.2G (8));

Art Unit: 2813

forming a first conductive spacer on a sidewall of the first opening as a select gate, and forming a second conductive spacer on a sidewall of the second opening as a floating gate (Fig.2L (9a and 9b), see also Fig. 2M (12a)); and

forming a source region beside the first opening in the substrate (Fig.2F).

- 2. The method of fabricating a flash memory cell of claim 1, wherein the step of forming the first opening comprises: forming a mask layer (PR) with the pattern of the first opening over the substrate and etching the substrate with the mask layer as mask to form the first opening (Fig.2A).
- 3. The method of fabricating a flash memory cell of claim 2, wherein the first opening has round corners on its bottom (Fig.2G- the oxide rounds the corners).
- 4. The method of fabricating a flash memory cell of claim 2, wherein the step of forming the second opening comprises: forming spacers on the sidewalls of the mask layer and the first opening', and etching the substrate, with the mask layer and the spacers as mask, to form the second opening (Fig.2B).
- 5. The method of fabricating a flash memory cell of claim 4, wherein the second opening has round corners on its bottom (Fig.2G- the oxide rounds the corners).

6. The method of fabricating a flash memory cell of claim 4, wherein the process to form the high-voltage doped region under the bottom of the second opening in the substrate comprises a step of ion implantation, with the mask layer and the spacer as mask, to the substrate (Fig.2F).

- 8. The method of fabricating a flash memory cell of claim 1, wherein the process to simultaneously form the first and the second conductive spacers comprises: forming a conformal conductive layer on the substrate', and anisotropic etching the conformal conductive layer to form the first conductive spacer on the sidewalls of the first opening and the second opening (Fig.2I-2J))).
- 9. The method of fabricating a flash memory cell of claim 8, wherein the materials of the conformal conductive layer comprise polysilicon (Col.3, lines: 35-50).
- 10. The method of fabricating a flash claim 1, the method further comprises: memory cell of forming an insulating layer on the substrate, where the insulating layer covers the select gate and the floating gate; and forming a contact plug which penetrates through the insulating layer and is electrically connected with the high-voltage doped region (Fig.2O (14)).
- 11. The method of fabricating a flash memory cell of claim 10, the method further comprises a step, before the formation of the insulating layer, to form an insulating spacer on another sidewalls of the select gate and the floating gate so as to protect the floating gate in the process of forming the contact plug (Fig.2O (11 and 13)).\

Application/Control Number: 10/711,535

Art Unit: 2813

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lee ('525).

In reference to claim 7, Lee teaches the method of fabricating a flash memory cell of claim 1, however fails to explicitly teach wherein the process to form the gate dielectric layer on the surface of the substrate in the first opening and the second opening comprises thermal oxidation. Lee is not specific as to the method of forming the oxide layer; however thermal oxidation is a well known technique for forming gate oxides in the field of semiconductor manufacturing and such a limitation would have been obvious to one of ordinary skill in the art at the time the invention was made.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Laura M. Schillinger whose telephone number is (571) 272-1697. The examiner can normally be reached on M-T, R-F 7:00-5:00.

Art Unit: 2813

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl W. Whitehead, Jr. can be reached on (571) 272-1702. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent (Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

08/16/06

Laura M Schillinger Primary Examiner Art Unit 2813